论文标题
血清:使用捆绑数据协议的软误差弹性异步设计
SERAD: Soft Error Resilient Asynchronous Design using a Bundled Data Protocol
论文作者
论文摘要
对于试图构建可以应对恶劣环境的系统的工程师而言,由于辐射引起的软错误的风险仍然是一个重大挑战。通过设计硬化(RHBD)硬化的建筑系统是首选方法,但是在性能,功率和/或区域方面,现有技术昂贵。本文介绍了一种新型的软校正弹性异步捆绑数据设计模板,塞拉德,该模板使用时间和空间冗余的组合来减轻单个事件瞬变(集合)和UPSETS(SEUS)。血清使用错误检测逻辑(EDL)在顺序元素的输入处检测集合,并通过重新采样来纠正它们。由于血清仅在很少发生的集合存在的情况下支付延迟罚款,因此其平均性能与基线同步设计相当。我们使用香料和Verilog模拟的组合测试了血浆设计,并使用NCSU 45NM细胞库评估了其对开放核MIPS样处理器面积,频率和功率的影响。我们的合成后的结果表明,血清设计的消耗少于三个模块化冗余(TMR)面积的一半,其性能降低明显少于小故障过滤(GF),并且没有比基线暂停设计更大的总功率。
The risk of soft errors due to radiation continues to be a significant challenge for engineers trying to build systems that can handle harsh environments. Building systems that are Radiation Hardened by Design (RHBD) is the preferred approach, but existing techniques are expensive in terms of performance, power, and/or area. This paper introduces a novel soft-error resilient asynchronous bundled-data design template, SERAD, which uses a combination of temporal and spatial redundancy to mitigate Single Event Transients (SETs) and upsets (SEUs). SERAD uses Error Detecting Logic (EDL) to detect SETs at the inputs of sequential elements and correct them via re-sampling. Because SERAD only pays the delay penalty in the presence of an SET, which rarely occurs, its average performance is comparable to the baseline synchronous design. We tested the SERAD design using a combination of Spice and Verilog simulations and evaluated its impact on area, frequency, and power on an open-core MIPS-like processor using a NCSU 45nm cell library. Our post-synthesis results show that the SERAD design consumes less than half of the area of the Triple Modular Redundancy (TMR), exhibits significantly less performance degradation than Glitch Filtering (GF), and consumes no more total power than the baseline unhardened design.